Project 150: Design of a Fully Integrated Power Management Chip
Apply

Project 150: Design of a Fully Integrated Power Management Chip

Contact Information:

Asst. Prof. Xuyang Lu

Email: Xuyang.Lu@sjtu.edu.cn

 

Project Description and Objectives:

Course material includes:

Basics of analog circuit design

Basics of digital circuit design

The design of a 3-to-8 multiplexer using Synopsys synthesis tools.

Analog circuit design practice: Bandgap reference design through cadence.

Analog amplifier design.

Optimization of analog and digital circuit.

The pre- and post-simulation of power electronics circuits.  

Design of IO circuits.

 

Eligibility Requirements:

ECE student with knowledge in analog and digital circuits.

 

Main Tasks:

The design and optimization of a power controller chip in CMOS.

 

 

Website:

Lab: https://sites.ji.sjtu.edu.cn/xuyang-lu/ 

School: http://umji.sjtu.edu.cn/